Lewis M. Terman, Lawrence G. Heller
IEEE JSSC
Paper
A 1 mV MOS Comparator
Abstract
An MOS comparator circuit capable of detecting difference signals as low as 1 mV in 3 µs has been designed, built, and tested. The circuit does not require high accuracy components or tight control of device parameter tolerances. © 1978, IEEE. All rights reserved.
Related
Conference paper
Taking technology into manufacturing: The limiting step
Andrew S. Grove, Lewis M. Terman
ISSCC 1975
Lewis M. Terman, Lawrence G. Heller
IEEE JSSC
Date J. W. Noorlag, Lewis M. Terman, et al.
IEEE Journal of Solid-State Circuits