Christophe R. Tretz, C.T. Chuang, et al.
International Journal of Electronics
Paper
An Investigation of the Potential of MOS Transistor Memories
Abstract
The design and performance characteristics of a 128X64 MOS transistor memory is given. The storage cell used operates with a low standby power, 0.1 mW. The memory operates with a 12-ns access time, 35-ns read cycle time, and a 60-ns write cycle time. Copyright © 1966 by The Institute of Electrical and Electronics Engineers, Inc.
Related
Conference paper
SPT CELL - A NEW SUBSTRATE - PLATE TRENCH CELL FOR DRAMS.
N.C.-C. Lu, P.E. Cottrell, et al.
IEDM 1984
A. Deutsch, H. Smith, et al.
IEEE Topical Meeting EPEPS 1997
L.G. Heller, L.M. Terman
IEEE JSSC