R. Singh, Anshul Gupta, et al.
IEEE T-ED
Paper
Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond
Abstract
This letter investigates random dopant fluctuation transistor mismatch. The dominance of the halo implant is demonstrated experimentally and with simulation, and a compact model form is developed for improved representation of the phenomenon. © 2008 IEEE.
Related
Ishita Jain, Anshul Gupta, et al.
ICEE 2016
Kangguo Cheng, A. Khakifirooz, et al.
VLSI Circuits 2011
Rajiv V. Joshi, Keunwoo Kim, et al.
IEEE Transactions on VLSI Systems