Paper1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macroOsamu Takahashi, Sang H. Dhong, et al.IEEE Journal of Solid-State Circuits
PaperIGFET Circuit Performance—N-Channel Versus P-ChannelGeorge Cheroff, Dale L. Critchlow, et al.IEEE JSSC
PaperAn 8T-SRAM for variability tolerance and low-voltage operation in high-performance cachesLeland Chang, Robert K. Montoye, et al.IEEE Journal of Solid-State Circuits
PaperGeneralized Scaling Theory and Its Application to a 1/4 micrometer MOSFET DesignRobert H. Dennard, Matthew R. WordemanIEEE T-ED
