30.2 A 161mW 56Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14nm FinFETGain KimLukas Kullet al.2019ISSCC 2019
A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFETGain KimMarcel Kosselet al.2020IEEE JSSC
An Eight-Lane 7-Gb/s/pin Source Synchronous Single-Ended RX with Equalization and Far-End Crosstalk Cancellation for Backplane ChannelsCosimo AprileAlessandro Cevreroet al.2018IEEE JSSC
A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFETGain KimLukas Kullet al.2019A-SSCC 2019
Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline ReceiverGain KimLukas Kullet al.2018ISCAS 2018
A 5.9mW/Gb/s 7Gb/s/pin 8-lane single-ended RX with crosstalk cancellation scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOSAlessandro CevreroCosimo Aprileet al.2015VLSI Circuits 2015