A Diagnosable Network-on-Chip for FPGA Verification of Intellectual PropertiesKyuseung HanJae Jin Leeet al.2019IEEE Design and Test
Excavating the hidden parallelism inside DRAM architectures with buffered comparesJinho LeeJongwook Chunget al.2017IEEE Transactions on VLSI Systems