Chip package interaction evaluation for a high performance 65nm and 45nm CMOS technology in a stacked die package with C4 and wirebond interconnectionsChristopher MuzzyDavid Danovitchet al.2008ECTC 2008