A 1 MB cache subsystem prototype with 1.8 ns embedded DRAMs in 45 nm SOI CMOSPeter J. KlimJohn Barthet al.2009IEEE Journal of Solid-State Circuits
