Extending dual stress liner process to high performance 32nm node SOI CMOS manufacturingM. CaiB. Greeneet al.2008IEEE International SOI Conference 2008