Patterning strategies for gate level tip-tip distance reduction in SRAM cell for 45nm and beyondHaoren ZhuangHelen Wanget al.2007ISTC 2007