Custom Sub-Systems and Circuits for Deep Learning: Guest Editorial OverviewChia-Yu ChenBoris Murmannet al.2019IEEE JESTCS
A low-noise folded bit-line sensing architecture for multigigabit DRAM with ultrahigh-density 6F2 cellJong-Shik KimYu-Soo Choiet al.1998IEEE Journal of Solid-State Circuits