A 400Mb/s clock and data recovery PLL system in a 0.5UM CMOS asic processJ.S.B. MasonP.J. Murfetet al.1999IEE Colloquium (Digest)
