Gate Resistance Test Structures Bounded by Local Layout Density to Characterize Metal Gate Height Variation in 7nm FinFET Technology
- Justin Zhu
- Katsunori Onishi
- et al.
- 2024
- IEEE MDTS 2024
Publications
Date
Featured collections
Popular topics
1 result for Katsunori Onishi