Thermal modeling of 3-D stacked DRAM over SiGe HBT BiCMOS CPURyan ClarkeP. Jacobet al.2015IEEE Access
Mitigating memory wall effects in high-clock-rate and multicore CMOS 3-D processor memory stacksPhilip JacobAamir Ziaet al.2009Proceedings of the IEEE