Vertical integration after stacking (ViaS) process for low-cost and low-stress 3D silicon integrationKuniaki SueokaAkihiro Horibeet al.20153DIC 2015