Super-halo asymmetric vertical pass transistor design for ultra-dense DRAM technologiesD. ChidambarraoK. McStayet al.2003VLSI-TSA 2003
On the retention time distribution of dual-channel vertical DRAM technologiesJ. BeintnerY. Liet al.2003VLSI-TSA 2003