Gate movement for timing improvement on row based Dual-VDD designsHua XiangLakshmi Reddyet al.2016ISQED 2016
64-bit prefix adders: Power-efficient topologies and design solutionsChing ZhouBruce M. Fleischeret al.2009CICC 2009