Full metal gate with borderless contact for 14 nm and beyondSoon-Cheon SeoL.F. Edgeet al.2011VLSI Technology 2011
Gate capacitance reduction due to the inversion layer in high-k/metal gate stacks within a subnanometer EOT regimeRyosuke IijimaLisa F. Edgeet al.2011IEEE T-ED