Stress proximity technique for performance improvement with dual stress liner at 45nm technology and beyondX. ChenS. Fanget al.2006VLSI Technology 2006
Integration of local stress techniques with strained-Si directly on insulator (SSDOI) substratesHaizhou YinZ. Renet al.2006VLSI Technology 2006
Novel approach to reduce source/drain series resistance in high performance CMOS devices using self-aligned CoWP process for 45nm node UTSOI transistors with 20nm gate lengthJames PanAnna Topolet al.2006VLSI Technology 2006