A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types Distributed Hardware Power Management and Flexible NoC-Based Data OrchestrationMaico Cassel Dos SantosTianyu Jiaet al.2024ISSCC 2024
A software-assisted peak current regulation scheme to improve power-limited inference performance in a 5nm AI SoCMonodeep KarJoel Silbermanet al.2024ISSCC 2024
11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm ChipAndrew S. CassidyJohn V. Arthuret al.2024ISSCC 2024
IBM NorthPole: An Architecture for Neural Network Inference with a 12nm ChipAndrew S. CassidyJohn V. Arthuret al.2024ISSCC 2024
Architecture and Design Approaches to ML Hardware Acceleration: Performance Compute EnvironmentLeland Chang2024ISSCC 2024