Block-Level Design Optimization for Sub-100-nm Cell Height Libraries with Stacked TransistorNick LanzilloJim Mazzaet al.2025IEDM 2025
Towards Scalable 3D Integration of 2T-nC FeRAM with Hundreds of Layer StackingJiahui DuanShan Denget al.2025IEDM 2025
Transfer Learning on Edge Using 14nm CMOS-compatible ReRAM Array and Analog In-memory Training AlgorithmTakashi AndoOmobayode Fagbohungbeet al.2025IEDM 2025
Co-packaged optics module with single mode polymer waveguideAkihiro HoribeYoichi Tairaet al.2025IEDM 2025