Verilog-A compact model for oxide-based resistive random access memory (RRAM)Zizhen JiangShimeng Yuet al.2014SISPAD 2014