4×40 Gb/s 2 pJ/bit optical RX with 8ns power-on and CDR-lock time in 14nm CMOS

Alessandro Cevrero; Ilter Ozkaya; Thomas Morf; Thomas Toifl; Marc Seifried; Frank Ellinger; M. Khafaji; J. Pliva; Ronny Henker; N. Ledentsov; J.-R. Kropp; V. Shchukin; M. Zoldak; L. Halmo; I. Eddie; J. Turkiewicz

doi:10.1364/OFC.2018.M2D.3

OFC 2018

Conference paper

13 Jun 2018

4×40 Gb/s 2 pJ/bit optical RX with 8ns power-on and CDR-lock time in 14nm CMOS

View publication

Abstract

We report a low-power 4-channel NRZ optical RX including a digital burst-mode CDR measured up to 40Gb/s/lane in 14nm CMOS. The RX, designed for 850nm VCSEL based optical links, can wake-up and achieve phase-lock in 8ns at BER<2×10-12

Conference paper

A 10b 1.5GS/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET

Lukas Kull, Danny Luu, et al.

ISSCC 2017

Conference paper

6.1 A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET

Alessandro Cevrero, Ilter Ozkaya, et al.

ISSCC 2019

Paper

A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver with Low-Latency Digital CDR in 14-nm CMOS FinFET

Ilter Ozkaya, Alessandro Cevrero, et al.

IEEE JSSC

Conference paper

DDR4 transmitter with ac-boost equalization and wide-band voltage regulators for thin-oxide protection in 14-nm SOI CMOS Technology

Marcel Kossel, Christian Menolfi, et al.

ESSCIRC 2017

View all publications

Abstract

Related

A 10b 1.5GS/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET

6.1 A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET

A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver with Low-Latency Digital CDR in 14-nm CMOS FinFET

DDR4 transmitter with ac-boost equalization and wide-band voltage regulators for thin-oxide protection in 14-nm SOI CMOS Technology