Jing Li, Robert Montoye, et al.
VLSI Circuits 2013
Paper
A 270ps 20mW 108-bit end-around carry adder for multiply-add fused floating point unit
Abstract
A power and area efficient 108-bit end-around carry adder is implemented using IBM 65nm SOI technology. The adder is used for a multiply-add fused (MAF) floating point unit. Careful balance of the adder structure and structure-aware layout techniques enabled this adder to have a latency of 270ps at power consumption of 20mW with 1V supply. © 2008 Springer Science+Business Media, LLC.
Related
Yiu-Hing Chan, Prabhakar Kudva, et al.
DAC 2003
Augusto Vega, Pradip Bose, et al.
HPCA 2012
Conference paper
5.5GHz system z microprocessor and multi-chip module
James Warnock, Yuen H Chan, et al.
ISSCC 2013