C.T. Chuang, B.S. Wu, et al.
IEEE Journal of Solid-State Circuits
The Letter describes the first experimental result of a high-speed low-power ECL-based AC-coupled complementary push-pull circuit. Implemented in a 0.8µm high-performance fully complementary bipolar technology with 50GHz npn transistor and 13GHz pnp transistor, a power-delay product of 34fJ (23.2ps at 1.48mW) has been achieved compared with 67 fJ (45 ps at 1.48mW) for the npn-only ECL circuit. © 1993, The Institution of Electrical Engineers. All rights reserved.
C.T. Chuang, B.S. Wu, et al.
IEEE Journal of Solid-State Circuits
D.C. Pham, S. Asano, et al.
ISSCC 2005
R.V. Joshi, C.T. Chuang, et al.
VLSI Technology 2001
S.K.H. Fung, N. Zamdmer, et al.
IEDM 2000