Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Conference paper

Exploring the design space for resistive nonvolatile memory crossbar arrays with mixed ionic-electronic-conduction (MIEC)-based Access Devices

Pritish Narayanan, Geoffrey W. Burr, et al.

DRC 2014

Paper

Nanoscale electronic synapses using phase change devices

Bryan L. Jackson, Bipin Rajendran, et al.

ACM JETC

Conference paper

Accelerating machine learning with Non-Volatile Memory: Exploring device and circuit tradeoffs

Alessandro Fumarola, Pritish Narayanan, et al.

ICRC 2016

Conference paper

Neuro-inspired computing: From resistive memory to optics

Charles Mackin, Pritish Narayanan, et al.

CLEO/Europe-EQEC 2019

View all publications

Abstract

Related

Exploring the design space for resistive nonvolatile memory crossbar arrays with mixed ionic-electronic-conduction (MIEC)-based Access Devices

Nanoscale electronic synapses using phase change devices

Accelerating machine learning with Non-Volatile Memory: Exploring device and circuit tradeoffs

Neuro-inspired computing: From resistive memory to optics