Jitter measurements of high-speed serial links

Marcel A. Marcel; Martin L. Schmatz

doi:10.1109/MDT.2004.93

IEEE Design and Test of Computers

Paper

01 Nov 2004

Jitter measurements of high-speed serial links

View publication

Abstract

Jitter is one of the most important issues in the design and operation of high-speed serial links. This article focuses on the BERT scan method, a jitter characterization method based on scanning the bit-error rate within the eye diagram. © 2004 IEEE.

Paper

30-40-GHz drain-pumped passive-mixer MMIC fabricated on VLSI SOI CMOS technology

Frank Ellinger, Lucio Carlo Rodoni, et al.

IEEE T-MTT

Paper

Implementation of Low-Power 6-8 b 30-90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS

Lukas Kull, J. Pliva, et al.

IEEE JSSC

Conference paper

Scalable, efficient ASICS for the square kilometre array: From A/D conversion to central correlation

Martin L. Schmatz, Rik Jongerius, et al.

ICASSP 2014

Conference paper

A 110 mW 6 bit 36 GS/s interleaved SAR ADC for 100 GBE occupying 0.048 mm² in 32 nm SOI CMOS

Lukas Kull, J. Pliva, et al.

A-SSCC 2014

View all publications

Abstract

Related

30-40-GHz drain-pumped passive-mixer MMIC fabricated on VLSI SOI CMOS technology

Implementation of Low-Power 6-8 b 30-90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS

Scalable, efficient ASICS for the square kilometre array: From A/D conversion to central correlation

A 110 mW 6 bit 36 GS/s interleaved SAR ADC for 100 GBE occupying 0.048 mm2 in 32 nm SOI CMOS

A 110 mW 6 bit 36 GS/s interleaved SAR ADC for 100 GBE occupying 0.048 mm² in 32 nm SOI CMOS