Keith A. Jenkins, M.J. Immediato, et al.
Scanning
Paper
Measurement of PLL phase error caused by power supply noise
Abstract
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
Related
Conference paper
Transient effects in floating body SOI NMOSFET's
J. Gautier, Keith A. Jenkins, et al.
IEEE International SOI Conference 1995
Conference paper
High-performance SiGe pMODFETs grown by UHV-CVD
S.J. Koester, R. Hammond, et al.
EDMO 1999
Y. Mii, S. Rishton, et al.
IEEE Electron Device Letters