T.N. Huynh, Anand Ramaswamy, et al.
Journal of Lightwave Technology
Conference paper
Monolithic silicon photonics at 25 Gb/s
Abstract
Monolithic CMOS photonics seeks to minimize total transceiver cost by simplifying packaging, design and test. Here we examine 25 Gb/s applications in the context of integrated transistor performance and demonstrate a 4λ×25 Gb/s reference design.
Related
Douglas M. Gill, Jessie C. Rosenberg, et al.
AVFOP 2016
Conference paper
Latch-to-latch CMOS-driven optical link at 28 Gb/s
Benjamin G. Lee, Seongwon Kim, et al.
CLEO 2014
Douglas M. Gill, Chi Xiong, et al.
CLEO 2015