Conference paper
CMOS technology roadmap for the next fifteen years
T.H. Ning
Microelectronics and VLSI, TENCON 1995
Conference paper
Stacked devices for SEU immune design
Abstract
A stacked transistor on SOI shows the potential to provide soft error upset immune designs. Key design elements are presented and analyzed showing tradeoffs between standard SOI devices and stacked devices, as well as alternative layouts to optimize soft error upset immunity. ©2010 IEEE.
Related
Mihail P. Petkov, Marc H. Weber, et al.
Applied Physics Letters
Conference paper
Embedded memory considerations in SOI
G. Wang, Carl Radens, et al.
IEEE International SOI Conference 2010
Conference paper
FDSOI radiation dosimeters
Jeng-Bang Yau, Michael S. Gordon, et al.
VLSI-TSA 2011