30.2 A 161mW 56Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14nm FinFETGain KimLukas Kullet al.2019ISSCC 2019
A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFETGain KimMarcel Kosselet al.2020IEEE JSSC
A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFETGain KimLukas Kullet al.2019A-SSCC 2019
Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline ReceiverGain KimLukas Kullet al.2018ISCAS 2018
An 8b 1.0-to-1.25 GS/s Time-Based ADC With Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDCA. Serdar YonarPier Andrea Franceseet al.2023IEEE SSC-L