Stress proximity technique for performance improvement with dual stress liner at 45nm technology and beyondX. ChenS. Fanget al.2006VLSI Technology 2006
Thermally robust dual-work function ALD-MN x MOSFETs using conventional CMOS process flowD.-G. ParkZ. Luoet al.2004VLSI Technology 2004
Controlling line-edge roughness and reactive ion etch lag in sub-150 nm features in borophosphosilicate glassParijat BhatnagarSiddhartha Pandaet al.2007Journal of Applied Physics
Integrated non-SO 2 underlayer and improved line-edge-roughness dielectric etch process using 193 nm bilayer resistParijat BhatnagarSiddhartha Pandaet al.2006Applied Physics Letters