OpenCAPI memory interface signal integrity study for high-speed DDR5 differential DIMM channel with standard loss FR-4 material and SNIA SFF-TA-1002 connector
- Biao Cai
- Jose Hejase
- et al.
- 2019
- ECTC 2019
Publications
Date
Featured collections
Popular topics
23 results for Daniel Dreps
2.1 Summit and Sierra: Designing AI/HPC Supercomputers
- James A. Kahle
- Jaime Moreno
- et al.
- 2019
- ISSCC 2019
ConTutto - a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor
- Bharat Sukhwani
- Thomas Roewer
- et al.
- 2017
- MICRO 2017
4.1 22nm Next-generation IBM System z microprocessor
- J. Warnock
- Brian Curran
- et al.
- 2015
- ISSCC 2015
POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth
- Eric J. Fluhr
- Joshua Friedrich
- et al.
- 2014
- ISSCC 2014
A 5.4mW 0.0035mm2 0.48psrms-jitter 0.8-to-5GHz non-PLL/DLL all-digital phase generator/rotator in 45nm SOI CMOS
- Kyu-Hyoun Kim
- Daniel M. Dreps
- et al.
- 2009
- ISSCC 2009
Low power passive equalizer optimization using tritonic step response
- Ling Zhang
- Wenjian Yu
- et al.
- 2008
- DAC 2008
A 2.6mW 370MHz-to-2.5GHz open-loop quadrature clock generator
- Kyu-Hyoun Kim
- Paul W. Coteus
- et al.
- 2008
- ISSCC 2008
The 12-core POWER8™ processor with 7.6 Tb/s IO bandwidth, integrated voltage regulation, and resonant clocking
- Eric J. Fluhr
- Steve Baumgartner
- et al.
- 2015
- IEEE JSSC
The POWER8™ processor: Designed for big data, analytics, and cloud environments
- Joshua Friedrich
- Hung Le
- et al.
- 2014
- ICICDT 2014