Deep learning acceleration in 14nm CMOS compatible ReRAM array: device, material and algorithm co-optimization
- N. Gong
- Malte J. Rasch
- et al.
- 2022
- IEDM 2022
Publications
Date
Featured collections
Popular topics
90 results for Martin M Frank
Development of spatial nearest-neighbor analysis and Clustering/Gibbs statistical methodology for filament percolation in dielectric breakdown and forming process in ReRAM devices
- Ernest Y Wu
- Franco Stellari
- et al.
- 2021
- IEDM 2021
High Performance InGaAs Gate-All-Around Nanosheet FET on Si Using Template Assisted Selective Epitaxy
- S. Lee
- Cheng-Wei Cheng
- et al.
- 2018
- IEDM 2018
High-performance CMOS-compatible self-aligned In0.53Ga0.47As MOSFETs with GMSAT over 2200 μs/μm at VDD = 0.5 v
- Yanning Sun
- Amlan Majumdar
- et al.
- 2014
- IEDM 2014
Self-aligned III-V MOSFETs: Towards a CMOS compatible and manufacturable technology solution
- Y. Sun
- A. Majumdar
- et al.
- 2013
- IEDM 2013
Room-temperature carrier transport in high-performance short-channel Silicon nanowire MOSFETs
- Amlan Majumdar
- Sarunya Bangsaruntip
- et al.
- 2012
- IEDM 2012
Fundamental aspects of HfO 2-based high-k metal gate stack reliability and implications on t inv-scaling
- E. Cartier
- Andreas Kerber
- et al.
- 2011
- IEDM 2011
A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications
- S. Krishnan
- U. Kwon
- et al.
- 2011
- IEDM 2011
High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling
- S. Bangsaruntip
- G.M. Cohen
- et al.
- 2009
- IEDM 2009
Understanding mobility mechanisms in extremely scaled HfO2 (EOT 0.42 nm) using remote interfacial layer scavenging technique and V t-tuning dipoles with gate-first process
- T. Ando
- M.M. Frank
- et al.
- 2009
- IEDM 2009