Fabrication and characterization of robust through-silicon vias for silicon-carrier applicationsPaul S. AndryCornelia K. Tsanget al.2008IBM J. Res. Dev
3D chip-stacking technology with through-silicon vias and low-volume lead free interconnectionsKatsuyuki SakumaPaul S. Andryet al.2008IBM J. Res. Dev
Assembly, characterization, and reworkability of Pb-free ultra-fine pitch C4s for system-on-packageB. DangS.L. Wrightet al.2007ECTC 2007
'Trimodal' wafer-level package: Fully compatible electrical, optical, and fluidic chip I/O interconnectsMuhannad S. BakirBing Danget al.2007ECTC 2007
3D chip stacking technology with low-volume lead-free interconnectionsK. SakumaP. Andryet al.2007ECTC 2007
Electromigration resistant power delivery systemsDeepak C. SekarBing Danget al.2007IEEE Electron Device Letters