Supply voltage strategies for minimizing the power of CMOS processorsJin CaiYuan Tauret al.2002VLSI Technology 2002
Mobility enhancement in strained Si NMOSFETs with HfO2 gate dielectricsK. RimE. Gusevet al.2002VLSI Technology 2002
Soft error rate scaling for emerging SOI technology optionsP. OldigesK. Bernsteinet al.2002VLSI Technology 2002
Fully-depleted-collector polysilicon-emitter SiGe-base vertical bipolar transistor on SOIJin CaiA. Ajmeraet al.2002VLSI Technology 2002
Characteristics and device design of sub-100 nm strained Si N- and PMOSFETsK. RimJ.O. Chuet al.2002VLSI Technology 2002
Hot-carrier charge trapping and reliability in high-K dielectricsArvind KumarTak H. Ninget al.2002VLSI Technology 2002