Conference paper
A 2.6mW 370MHz-to-2.5GHz open-loop quadrature clock generator
Kyu-Hyoun Kim, Paul W. Coteus, et al.
ISSCC 2008
We describe a test chip designed and fabricated in 32nm CMOS SOI. The test chip was developed to assist in the characterization and testing of hot electron emission based test systems for both existing and forthcoming technology nodes, and contains circuit structures of increasing density and complexity. We also describe some unique circuit functions that may be of use in other applications. Copyright © 2013 ASM International® All rights reserved.
Kyu-Hyoun Kim, Paul W. Coteus, et al.
ISSCC 2008
Franco Stellari, Peilin Song, et al.
ISTFA 2014
Franco Stellari, Peilin Song, et al.
IRPS 2009
Benjamin G. Lee, Seongwon Kim, et al.
CLEO 2014