Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Conference paper

A 14Gb/s high-swing thin-oxide device SST TX in 45nm CMOS SOI

Christian Menolfi, Thomas Toifl, et al.

ISSCC 2011

Conference paper

Energy-efficient microserver based on a 12-core 1.8GHz 188K-CoreMark 28nm bulk CMOS 64b SoC for big-data applications with 159GB/S/L memory bandwidth system density

Ronald Luijten, Dae Pham, et al.

ISSCC 2015

Paper

A 22-Gb/s PAM-4 receiver in 90-nm CMOS SOI technology

Thomas Toifl, Christian Menolfi, et al.

IEEE Journal of Solid-State Circuits

Paper

Unbiased Quantized Congestion Notification for Scalable Server Fabrics

Nikolaos Chrysos, Fredy Neeser, et al.

IEEE Micro

View all publications

Abstract

Related

A 14Gb/s high-swing thin-oxide device SST TX in 45nm CMOS SOI

Energy-efficient microserver based on a 12-core 1.8GHz 188K-CoreMark 28nm bulk CMOS 64b SoC for big-data applications with 159GB/S/L memory bandwidth system density

A 22-Gb/s PAM-4 receiver in 90-nm CMOS SOI technology

Unbiased Quantized Congestion Notification for Scalable Server Fabrics