Conference paper
Simulation study of nanowire tunnel FETs
Andreas Schenk, Reto Rhyner, et al.
DRC 2012
We present semi-classical simulations of Gate-overlapped-Source Tunnel Field Effect Transistors (GoS-TFETs) taking into account the effects of trap-Assisted tunneling, channel quantization, surface roughness, and density-of-state tails.
Andreas Schenk, Reto Rhyner, et al.
DRC 2012
Preksha Tiwari, Svenja Mauthe, et al.
IPC 2020
M. Scherrer, S. Kim, et al.
SPIE Nanoscience + Engineering 2021
Noelia Vico Triviño, Philipp Staudinger, et al.
PVLED 2019