Latchup in CMOS technology

This paper is a review of the latchup phenomena in past and present CMOS technologies. Both static and transient characterization techniques are described, as well as process related solutions and layout groundrule constraints. Technology scaling implications are discussed in the context of latchup holding voltage/current and minimum N+ to P+ spacing.