Michael Ray, Yves C. Martin
Proceedings of SPIE - The International Society for Optical Engineering
As CMOS technology scales to deep-submicron dimensions, designers face new challenges in determining the proper balance between aggressive high-performance transistors and lower-performance transistors to optimize system power and performance for a given application. Determining this balance is crucial for battery-powered handheld devices in which transistor leakage and active power limit the available system performance. This paper explores these questions and describes circuit techniques for low-power communication systems which exploit the capabilities of advanced CMOS technology.
Michael Ray, Yves C. Martin
Proceedings of SPIE - The International Society for Optical Engineering
Alessandro Morari, Roberto Gioiosa, et al.
IPDPS 2011
B. Wagle
EJOR
Apostol Natsev, Alexander Haubold, et al.
MMSP 2007