Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

Keith A. Jenkins; James P. Eckhardt

doi:10.1109/54.844337

IEEE Design and Test of Computers

Paper

01 Apr 2000

Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

View publication

Abstract

Excessive "jitter," caused primarily by power supply noise, can detract from the advantages of phase-locked loops. Moreover, in a multichip system, the accumulated phase error must be measured - not just the jitter.

Paper

A Scaled 0.25- μm Bipolar Technology Using Full e-Beam Lithography

John D. Cressler, James Warnock, et al.

IEEE Electron Device Letters

Paper

Ion Microbeam Probing of Sense Amplifiers to Analyze Single Event Upsets in a CMOS DRAM

Linda M. Geppert, David F. Heidel, et al.

IEEE Journal of Solid-State Circuits

Conference paper

Perimeter effects in small geometry bipolar transistors

Wai Lcc, Jack Y.-C. Sun, et al.

VLSI Technology 1992

Conference paper

Characteristics of submicron MOS varactors

Keith A. Jenkins, Herschel Ainspan

SiRF 2006

View all publications

Abstract

Related

A Scaled 0.25- μm Bipolar Technology Using Full e-Beam Lithography

Ion Microbeam Probing of Sense Amplifiers to Analyze Single Event Upsets in a CMOS DRAM

Perimeter effects in small geometry bipolar transistors

Characteristics of submicron MOS varactors