Plate-Noise Analysis of an On-Chip Generated Half-VDD Biased-Plate PMOS Cell in CMOS DRAM'sNicky C. C. LuHu H. Chaoet al.1985IEEE Journal of Solid-State Circuits