Koushik K. Das, Shih-Hsien Lo, et al.
IEEE International SOI Conference 2004
Despite generation upon generation of scaling, computer chips have until now remained essentially 2-dimensional. Improvements in on-chip wire delay and in the maximum number of I/O per chip have not been able to keep up with transistor performance growth; it has become steadily harder to hide the discrepancy. 3D chip technologies come in a number of flavors, but are expected to enable the extension of CMOS performance. Designing in three dimensions, however, forces the industry to look at formerly-two-dimensional integration issues quite differently, and requires the re-fitting of multiple existing EDA capabilities. Copyright 2007 ACM.
Koushik K. Das, Shih-Hsien Lo, et al.
IEEE International SOI Conference 2004
Bing Dang, Paul Andry, et al.
ECTC 2010
Mark D. Schultz, Cyril Cabral, et al.
ECTC 2018
Koushik Das, Kerry Bernstein, et al.
IEEE International SOI Conference 2008