Karthik Balakrishnan, Keith A. Jenkins, et al.
ISQED 2011
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Karthik Balakrishnan, Keith A. Jenkins, et al.
ISQED 2011
Rahul Rao, Keith A. Jenkins, et al.
ISSCC 2008
Mario M. Pelella, Jerry G. Fossum, et al.
IEEE Electron Device Letters
Shu-Jen Han, Satoshi Oida, et al.
IEEE Electron Device Letters